Cart (Loading....) | Create Account
Close category search window
 

A compensation strategy for two-stage CMOS opamps based on current buffer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Palmisano, G. ; Dipt. Elettrico Elettronico e Sistemistico, Catania Univ., Italy ; Palumbo, G.

The compensation with current buffer overcomes the typical drawbacks of the compensations based on nulling resistor or voltage buffer, but it is not as straightforward as the other two approaches. Indeed, a constraint on the current-buffer input resistance has to be met in order to achieve frequency compensation, since complex conjugate poles arise in the loop transfer function. Design equations for an optimized compensation strategy with current buffer are determined. They allow a high gain-bandwidth product to be achieved avoiding the drawbacks which arises with voltage buffer and nulling resistor approaches

Published in:

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on  (Volume:44 ,  Issue: 3 )

Date of Publication:

Mar 1997

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.