Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

PowerPC(TM) array verification methodology using formal techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ganguly, N. ; Motorola Inc., Austin, TX, USA ; Abadir, M. ; Pandey, M.

In this paper we discuss the methodology used on PowerPC RISC microprocessors to verify the correctness of embedded array blocks. The functional behavior of these blocks cannot be verified using traditional functional simulators since the search space is too large. Our methodology combines the use of equivalence checking formal methods, simulation using ATPG test vectors, and symbolic trajectory evaluation We discuss how these techniques are applied to verify the operation of an array in during design representation formats. We also discuss how these techniques can be used for checking the consistency of different design representations

Published in:

Test Conference, 1996. Proceedings., International

Date of Conference:

20-25 Oct 1996