By Topic

MFBIST: a BIST method for random pattern resistant circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
AlShaibi, M.F. ; Nat. Inf. Center, Minist. of Interior, Saudi Arabia ; Kime, C.R.

This paper presents a test per clock BIST technique that uses multiple idler register segments with selective bit-fixing driven by multiple biased pseudorandom pattern generators to provide 100% fault coverage of detectable single stuck-at faults. The technique is particularly effective for random pattern resistant circuits. A BIST architecture that supports this technique, and a design tool (MFBIST) that implements the technique are presented. The amount of hardware overhead is controlled by user-specified parameters and can meet varying design specifications. Results and comparisons with prior techniques are presented for combinational benchmarks and combinational versions of sequential benchmark circuits. To better evaluate hardware overhead, automatic CMOS layouts were performed for the benchmark circuits. The results show that the additional area overhead, relative to that required by pseudorandom test per clock designs, is small

Published in:

Test Conference, 1996. Proceedings., International

Date of Conference:

20-25 Oct 1996