By Topic

12b 50 MS/s 0.18 μm CMOS ADC with highly linear input variable gain amplifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. -H. Choi ; Department of Electronic Engineering, Sogang University, Sinsoo-Dong, Mapo-Gu, Seoul 121- 742, Republic of Korea ; G. -C. Ahn ; S. -H. Lee

A 12b 50 MS/s 0.18 m CMOS ADC with a highly linear variable gain amplifier (VGA) for medical ultrasound and CCD image sensor applications is presented. The proposed four-step pipeline ADC optimises power and chip area at target specifications while the front-end VGA, based on a conventional approximated log function, employs a merged capacitor switching scheme to improve the VGA gain linearity. The proposed input VGA shows a linearity error less than 0.013 dB in a gain range from 3 to 0 dB by a 0.2 dB step. The measured prototype ADC with an active die area of 1.09 mm2 shows a maximum SNDR and SFDR of 62.6 and 73.1 dB, respectively, and consumes 28.1 mW at 1.8 V and 50 MS/s.

Published in:

Electronics Letters  (Volume:46 ,  Issue: 18 )