By Topic

FPGA-based digital signal processing algorithm research

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Wang Qi ; Lanzhou Univ. of Technol., Lanzhou, China

Through the research of current digital signal processing, this paper presents a design with FPGA to achieve FFT, gives the overall implementation framework, and focuses on the design and implementation of the FFT algorithm processing unit, thereby increasing the operation speed of the digital signal processor and reducing the computational complexity.

Published in:

Computer Science and Information Technology (ICCSIT), 2010 3rd IEEE International Conference on  (Volume:4 )

Date of Conference:

9-11 July 2010