By Topic

Implementation of (255,223) Reed Solomon minimal instruction set computing using Handel-C

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jia Jan Ong ; Department of Electrical and Electronic, The University of Nottingham Malaysia, Semenyih, Malaysia ; L. -M. Ang ; K. P. Seng

Reed Solomon coding plays an important role in sustaining the integrity of the data transmitted across communication channel. The Reed Solomon encoder can be embedded into many devices to protect the data to become corrupted. However, the encoder does consume a significant amount of power. By integrating the encoder circuit, there would be an increase of hardware component to be embedded in the device. Both of these factors give raise to the cost of producing the device. With the continuation of previous work, implementation of (15,9) Reed Solomon minimal instruction set computing on FPGA using Handel-C, a (255,223) Reed Solomon encoder was develop on the MISC processor. This encoder has a simple circuit which will produce the same encoded codeword as produced by usual encoder.

Published in:

Computer Science and Information Technology (ICCSIT), 2010 3rd IEEE International Conference on  (Volume:9 )

Date of Conference:

9-11 July 2010