By Topic

FPGA implementation of one-unit fixed-point ICA-R algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Youfeng Wang ; Sch. of Inf. & Commun. Eng., Dalian Univ. of Technol., Dalian, China ; Qiuhua Lin

Independent component analysis with reference (ICA-R) can extract some desired source signals by utilizing rough information about the sources as reference signals, and thus achieve much improved performance compared to standard ICA utilizing no prior information. To facilitate real applications of ICA-R, this paper presents hardware implementation of a one-unit fixed-point ICA-R algorithm which extracts desired sources one by one. The algorithm is divided into five modules including input module, unmixing module, weight vector updating module, judgment module, and output module. Specifically, the nonlinear function in the weight vector updating module is designed based on piecewise linear approximation. The one-unit fixed-point ICA-R algorithm is implemented on Xilinx FPGA Virtex-II Pro XC2VP30 using System Generator for DSP, Simulink, and Xilinx ISE. The experiment results with speech signals show the efficacy of the FPGA implementation.

Published in:

Intelligent Control and Information Processing (ICICIP), 2010 International Conference on

Date of Conference:

13-15 Aug. 2010