Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

A DFTR router architecture for 3D Network on Chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yuyang Zhang ; Nat. Key Lab. of Sci. & Technol. on Commun., Univ. of Electron. Sci. & Technol. of China, Chengdu, China ; Jianhao Hu

In this paper, we proposed a dual flit transmission rate (DFTR) router architecture according to the property of short distance for the inter-wafer links for 3D Network on Chip (NoC). The equivalent bandwidth of the inter-wafer links can be N times wider than that of the intra-wafer links, since flit transmission rate in vertical direction can be N times fast than that in the horizon direction. Thus, the flits, which transfer through the DFTR router in the vertical direction, only take the 1/N time that is needed in the horizon direction. According to the performance simulation results, packet latency reduced about 20% and 40%, throughput improved about 7% and 30%, for 4×4×4 3D and 2 × 2 × 8 3D mesh network respectively, compared with the router which the vertical flit transmission rate is same with the rate in plane, when N=4.

Published in:

Computer Science and Information Technology (ICCSIT), 2010 3rd IEEE International Conference on  (Volume:3 )

Date of Conference:

9-11 July 2010