Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

ARP: An adaptive replication policy in tiled Chip Multiprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

With growth of on-chip communication delays and working sets of commercial and scientific workloads, L2 caches of Chip Multiprocessors (CMPs) are subject to heave pressure. Basically, there are two kinds of designs for L2 cache. First, using shared L2 cache to maximize the aggregate cache capacity and minimize off-chip memory requests. Second, using private L2 cache to minimize delays on global wires and cache access time. Recent hybrid designs offer replication to balance latency and capacity, however it requires complicated lookup and coherence mechanisms that increase latency or fail to optimize core counts. Our experiments with tiled architecture show that communication traffic of each tile is imbalance and, utilization of each L2 cache is significant different. Based on this observation, we propose a novel adaptive replication policy (ARP) based on tiled shared caches, a mechanism that regularly checks workload behavior to control replication. ARP replicates cache blocks only when the benefit of replication is larger than the cost. Simulations of 16-core CMPs shows that ARP provides better performance: communication traffic is reduced by 3%-48%, average access distance is reduced by 3%-52%, and utilization ratio of aggregate L2 caches capacity is increased by 60%-350%.

Published in:

Electronics and Information Engineering (ICEIE), 2010 International Conference On  (Volume:2 )

Date of Conference:

1-3 Aug. 2010