By Topic

Robust intellectual property protection of VLSI physical design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Saha, D. ; Adv. Comput. & Microelectron. Unit, Indian Stat. Inst., Kolkata, India ; Sur-Kolay, S.

In deep sub-micron VLSI, increased demand for design productivity of ICs with millions of devices has led to widespread design reuse. This however enhances the probability of infringement of intellectual property (IP) of the design. Typically, repudiation attack by the IP owner through challenging the legality of the buyer and additive attack through insertion of additional marks in the design are not considered in the design cycle. Moreover, public watermark verification is still not secure, as attacker manages to override the mark with his own one. Our proposed algorithm ROBUST_IP tackles these issues with a modified IP marking schema. Firstly, it introduces a master key of an independent intellectual property protection (IPP) team to eliminate the scope of repudiation attack, renders insertion of fake marks useless and can efficiently extract the signatures of legal IP owner and buyer in absence of any claim. Secondly, the concept of a new parameter, public_verification_count, enhances security during public mark verification. Finally, novel techniques based on this schema are proposed to embed marks in the physical design phase specifically for ASIC and FPGA design. Experimental results on MCNC benchmarks demonstrate that removal/tampering of marks remain infeasible at the cost of insignificant overhead in area/delay.

Published in:

Computers & Digital Techniques, IET  (Volume:4 ,  Issue: 5 )