By Topic

Hardware Acceleration of BLOB Detection for Image Processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bochem, A. ; Fac. of Comput. Sci., Univ. of Appl. Sci. Bonn-Rhein-Sieg, St. Augustin, Germany ; Herpers, R. ; Kent, K.B.

This paper presents the implementation and evaluation of a computer vision task on a Field Programmable Gate Array (FPGA). As an experimental approach for an application-specific image-processing problem, it provides results about gained performance and precision compared with similar solutions on General Purpose Processor (GPP) architectures. The problem of detecting Binary Large OBjects (BLOBs) in a continuous video stream and computation of their center points has been addressed. Most existing solutions are realized on GPP platforms, where resolution of image material and sequential processing define the performance barrier. FPGA based approaches perform implemented algorithms as fast as hardware circuits and in addition offer parallelization abilities. The evaluation compares precision and performance gain against similar approaches on GPP platforms. The paper discusses different concepts for BLOB detection and shows the implementation of one common method for BLOB detection, including design problems and performance evaluation.

Published in:

Advances in Circuits, Electronics and Micro-Electronics (CENICS), 2010 Third International Conference on

Date of Conference:

18-25 July 2010