By Topic

Integrated Circuit Architectures for High-Speed Time-Resolved Imaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Zlatanski, M. ; Inst. d''Electron. du Solide et des Syst., UDS/CNRS, Strasbourg, France ; Uhring, W. ; Le Normand, J.-P. ; Zint, C.-V.
more authors

In this paper, two architectures for high-speed time-resolved imaging circuits in (Bi)CMOS technology are presented. The first architecture adopts the traditional for the most silicon imagers matrix configuration, where the photocharges-induced signal is processed directly in-pixel. The second approach is based on a single light detecting vector, comparable to the slit of a streak camera, coupled to an amplifier stage and an analog memory. The paper focuses on the design of a single vector-based time-resolved imager and presents recent results from a prototype fabricated in standard SiGe BiCMOS 0.35 μm technology. The circuit demonstrated a 6.7 ns Full Width at Half Maximum (FWHM) 532 nm laser pulse capture with very good accuracy and a 700 ps FWHM 650 nm laser diode pulse acquisition at 12 × 7.14 Gs/s.

Published in:

Sensor Technologies and Applications (SENSORCOMM), 2010 Fourth International Conference on

Date of Conference:

18-25 July 2010