By Topic

An efficient block-matching criterion for motion estimation and its VLSI implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yunju Baek ; Dept. of Comput. Sci., Korea Adv. Inst. of Sci. & Technol., Seoul, South Korea ; Hwang-Seok Oh ; Lee, Heung-Kyu

The block-matching motion estimation is the most popular technique for motion compensated coding of image sequence. Due to the intensive computational requirement to perform motion estimation (ME) in real-time, application specific VLSI implementation of the ME is indispensable. We present a novel block-matching criterion for motion estimation called reduced bits mean absolute difference (RBMAD). By comparison with conventional schemes, our scheme reduces hardware requirement and increases the speed of computation in VLSI chip with acceptable video performance. We describe in detail the video performances of proposed criterion and conventional ones. We also show our VLSI implementation using the proposed scheme to compare the hardware requirement and operating speed with conventional ones. It is found that RBMAD using 4 bits has reasonable video performance with 57% less VLSI area and 34% faster, thus it is suitable for low cost applications of video coding

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:42 ,  Issue: 4 )