By Topic

Improving wafer fabrication performance by Hierarchical colored timed Petri-net and SA - based approach

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zhengcai Cao ; Coll. of Inf. Sci. & Technol., Beijing Univ. of Chem. Technol., Beijing, China ; Yingtao Zhao ; Fei Qiao

The paper describes an approach to scheduling for semiconductor wafer fabrication. In order to effectively analyze of control for semiconductor wafer fabrication, a Hierarchical colored timed Petri net (HCTPN) modeling technology based on the comprehensive analysis of the semiconductor manufacturing process was proposed. Due to the wide acceptance of priority rules in the wafer fabrication, we proposed a simulated annealing (SA) to search for the optimal combination of a number of priority rules in the HCTPN models. Computational results are presented that our approach constantly generates better solutions compared to those obtained by commonly- used dispatching rules.

Published in:

Intelligent Control and Automation (WCICA), 2010 8th World Congress on

Date of Conference:

7-9 July 2010