By Topic

Investigation of the scalability of ultra thin body (UTB) double gate tunnel FET using physics based 2D analytical model

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lu Liu ; Pennsylvania State Univ., University Park, PA, USA ; Datta, S.

Tunnel Field Effect Transistor (TFET) is an emerging ultra-low power transistor that can, in principle, exhibit <;60mV/dec slope. While a limited number of 1-dimensional analytical modeling work have been reported till date, the influence of drain bias on the transistor characteristics is not included in these models. In this work, we present a 2-dimensional analytical model of double gate ultra thin body TFET (Fig. 1) taking into consideration the influence of the drain bias. Based on this model, we show that the Tunnel FETs exhibit superior short channel effects than their MOSFET counterparts at comparable dimensions, but the scalability of the former degrades at a faster rate with gate length scaling.

Published in:

Device Research Conference (DRC), 2010

Date of Conference:

21-23 June 2010