By Topic

A fast method for Transistor Circuit Voltage Range analysis using linear programming

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hoppner, S. ; Tech. Univ. Dresden, Dresden, Germany ; Henker, S. ; Schuffny, R. ; Graupner, A.

This paper presents a method for fast, automated analysis of device constraints in analog CMOS circuits. A linearized operating point (LOP) model is proposed which allows device constraints like saturation conditions to be formulated as system of linear inequalities (linear program) with circuit node voltages as free variables. The LOP model parameters are obtained from device lookup tables (LUTs) from a single DC simulation. The linear program is solved to obtain valid voltage ranges of supply, input or biasing nodes. Practical examples show that this method provides fast analysis of device constraints with good accuracy over a wide range of CMOS technologies without numerous, time-consuming circuit simulations. Therefore it is well suited for analog design automation applications.

Published in:

Mixed Design of Integrated Circuits and Systems (MIXDES), 2010 Proceedings of the 17th International Conference

Date of Conference:

24-26 June 2010