By Topic

Matrix-Based Codes for Adjacent Error Correction

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Costas A. Argyrides ; Department of Computer Science, University of Bristol, Bristol, UK ; Pedro Reviriego ; Dhiraj K. Pradhan ; Juan Antonio Maestro

Memories are one of the most widely used elements in electronic systems, and their reliability when exposed to single events upsets (SEUs) has been studied extensively. As transistor sizes shrink, multiple cells upsets (MCUs) are becoming an increasingly important factor in the reliability of memories exposed to radiation effects. To address this issue, built-in current sensors (BICS) or Parity codes have recently been applied in conjunction with single error correction/double error detection (SEC-DED) codes to protect memories from MCUs. In this paper, this approach is taken one step further, proposing specific codes optimized to provide protection against errors in adjacent bits in memories. By exploiting the locality of errors within an MCU and the error detection and location capabilities of parity codes, the proposed codes result in both a better protection level and a reduced cost. This technique improves memory reliability by 675X compared to Hamming Codes (HC) and 38X the mean time to failure (MTTF) compared to Reed Muller Codes (RMC) for clustered MCUs.

Published in:

IEEE Transactions on Nuclear Science  (Volume:57 ,  Issue: 4 )