We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ruiz, F.J.G. ; Dept. de Electron. y Tecnol. de los Comput., Univ. de Granada, Granada, Spain ; Tienda-Luna, I.M. ; Godoy, A. ; Donetti, L.
more authors

In this work, we develop a comprehensive model of the total gate capacitance (CG) of circular-cross-section surrounding gate transistors that accounts for both the insulator gate capacitance (Cins) and the inversion capacitance (Cinv). The accuracy of the model is checked with the results obtained from the numerical simulation of the structure. Using this model, we compare the CG/Cins ratio with that of double-gate (DG) transistors and study the degradation of the total gate capacitance of both devices as a function of the gate voltage and device size. It is shown that the CG/Cins ratio is higher in DGs, particularly for very small devices.

Published in:

Electron Devices, IEEE Transactions on  (Volume:57 ,  Issue: 10 )