By Topic

Gate driver circuit design optimization for TFT-LCD panel manufacturing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Kuo-Fu Lee ; Dept. of Electr. Eng., Nat. Chiao-Tung Univ., Hsinchu, Taiwan ; Yiming Li ; I-Hsiu Lo ; Chiang, T.
more authors

For TFT-LCD panel manufacturing, gate driver circuit with amorphous silicon thin-film transistor (TFT-ASG circuit) plays an important role. In this paper, we propose two different ASG driver circuit topologies to improve crucial dynamic characteristics and then optimize them with circuit sizing by simulation-based evolutionary method which integrates genetic algorithm and circuit simulator on the unified optimization framework [1]. The first circuit consisting of fourteen a-Si:H TFT devices is designed for the specifications of the rise time <; 1.5 μs, the fall time <; 1.5 μs and the ripple voltage <; 3 V with the minimization of total layout area. The second one with eight a-Si:H TFTs and two capacitors is optimized with the additional constraint that power dissipation <; 2 mW. The optimized results of this study successfully meet the desired specifications and sensitivity analysis of these results shows promising characteristics which could be used for optimal manufacturing of TFT-LCD panel.

Published in:

Quality Electronic Design (ASQED), 2010 2nd Asia Symposium on

Date of Conference:

3-4 Aug. 2010