By Topic

Block-based compressive sampling for digital pixel sensor array

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Milin Zhang ; Electronic and Computer Engineering Department, Hong Kong University of Science and Technology, Hong Kong ; Yan Wang ; Amine Bermak

In this paper, a block-based online compressive sampling scheme for digital pixel sensor (DPS) is proposed. The overall sensor array is divided into blocks whereby one randomly selected pixel within each block is sampled using a random access control circuit. The latter is performed using off-array horizontal and vertical control logic. The random access addresses are updated during readout phase using low complexity logic operations performed on the readout pixel values. A sparse matrix, consisting of all the sampled pixel values, is buildup to reconstruct the image by solving the l1-norm minimization as the linear programming problem in the framework of Convex Optimization. The proposed system features reduced on-chip compression processing complexity and significant reduced memory requirement. System level simulation results show that a 25dB reconstructed image quality in terms of PSNR is achieved enabling a compression ratio of 4. In addition, a pixel-level memory requirement reduction of 75% is achieved when compared to a standard PWM DPS architecture.

Published in:

Quality Electronic Design (ASQED), 2010 2nd Asia Symposium on

Date of Conference:

3-4 Aug. 2010