By Topic

Power density aware power gate placement optimization scheme

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lee Kee Yong ; Intel Microelectronics, Penang, Malaysia ; Chee Kong Ung

As we are marching towards deeper sub-micron technology from process scaling, the transistor leakage itself had became more and more dominant to the total component power, which is unavoidable. Clever employment of power gating / sleep transistor / MTCMOS technology can help to shut off leakage power from un-use blocks. However over placement of power gate cells to reduce ON stage IR voltage drop can yield higher leakage power during OFF stage at high temperature and fast skew. This paper described the circuit analysis, optimization strategies and design methodology to tackle this issue head on. A proposal on power gate placement optimization using the concept of power windowing and Power Perimeter Scan (PPS) was introduced in this paper. Details break down of circuit modeling and design trade off on Power Gating FETs was described including simulation results and equations to aid the illustrations. The overall power saving using MTCMOS was re-evaluated for total leakage minimization.

Published in:

Quality Electronic Design (ASQED), 2010 2nd Asia Symposium on

Date of Conference:

3-4 Aug. 2010