Cart (Loading....) | Create Account
Close category search window

Investigation of Si/SiGe-based FET geometries for high frequency performance by computer simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
O'Neill, A.G. ; Microsystems Technol. Lab., MIT, Cambridge, MA, USA ; Antoniadis, D.A.

The high frequency performance of n-channel Si/SiGe-based FETs is investigated by computer simulation. Using a two-dimensional hydrodynamic model, devices having gate lengths down to 0.1 μm are examined. Self-aligned heterojunction MOSFETs are found to offer the best performance in terms of cut-off frequency and available voltage gain. Schottky gate heterojunction FETs have the highest transconductance in this study, but simulations confirm that this is because of the close proximity of the channel to the gate. Depletion mode MOS gate devices are also considered and a large parameter space is explored

Published in:

Electron Devices, IEEE Transactions on  (Volume:44 ,  Issue: 1 )

Date of Publication:

Jan 1997

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.