By Topic

A hypercube-based NoC routing algorithm for efficient all-to-all communications in embedded image and signal processing applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Majed Chatti ; Thales Research and Technology, Campus Polytechnique, 91767 Palaiseau, France ; Sami Yehia ; Claude Timsit ; Soraya Zertal

Embedded multi-core architectures will require a higher bandwidth and scalable Networks on Chip (NoC) to sustain an increasingly demanding communication load in both image and signal processing areas. Corner turns (or matrix transpose) are frequently used in such applications and require special attention due to their all-to-all communications patterns. To address such issues, we propose a variation of a hypercube NoC topology and evaluate it using a circuit switching based routing algorithm. We also propose a new exhaustive partially profitable backtracking algorithm, and we show that it outperforms existing protocols by 40% and by 15% on average for image and signal processing applications on the same topology.

Published in:

High Performance Computing and Simulation (HPCS), 2010 International Conference on

Date of Conference:

June 28 2010-July 2 2010