By Topic

A monolithic optoelectronic receiver in standard 0.7-μm CMOS operating at 180 MHz and 176-fJ light input energy

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
K. Ayadi ; Dept. of Electron., Vrije Univ., Brussels, Belgium ; M. Kuijk ; P. Heremans ; G. Bickel
more authors

A novel monolithic optoelectronic receiver/converter system is presented in standard 0.7-μm N-well CMOS technology. Differential light input incident on enlarged drains of two MOS transistors of a sense amplifier induces latching in either the digital HIGH state or the digital LOW state. The enlarged drains serve as photodiodes, circumventing hybridization techniques like flip-chip and/or solderbumping necessary when using III-V photodiodes. The first receivers of this type have photodetector areas of 15×15 μm2 and demonstrate bitrates of 180 Mb/s with a differential light input of 176 fJ. The electrical power dissipation is of the order of the dissipation of one CMOS logic gate. The very small total receiver area makes the receiver further perfectly suited for use in massive parallel optical interconnects between VLSI chips.

Published in:

IEEE Photonics Technology Letters  (Volume:9 ,  Issue: 1 )