Close category search window
 

Monolithic retimed receiver array with dynamic reference level comparator for 4/spl times/2 Gb/s synchronous optical data link

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ramakrishnan, V. ; Hewlett-Packard Co., Palo Alto, CA, USA ; Albers, J.N. ; Nottenburg, R.N. ; Hillery, W.J.

A DC-coupled 4-channel synchronous optical receiver with 8-Gb/s aggregate throughput has been designed using a monolithic silicon bipolar IC and an InGaAs p-i-n photodiode array. Each channel employs a positive feedback structure to dynamically generate threshold voltage in the decision which enables single-ended-to-differential signal conversion without coupling capacitors or reference voltage subcircuits. Power dissipation is 865 mW at -5.5 V supply voltage.

Published in:
Photonics Technology Letters, IEEE  (Volume:9 ,  Issue: 1 )

Date of Publication: Jan. 1997

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.