Referenced Items are not available for this document.
A low-power parasitic-insensitive switched-capacitor (SC) integrator is proposed for ΔΣ ADCs. Compared to the conventional SC integrator, the new one achieves much lower power dissipation for the same sampling noise specification. A cancellation technique is used to reduce the nonlinearity of the integrator. An effective ΔΣ ADC topology is described which can incorporate the new integrator. Simulation shows that high linearity can be achieved by the new integrator, while consuming very low power.
Published in:
Electronics Letters
(Volume:46
,
Issue:
16
)
Date of Publication: August 5 2010
- Page(s):
- 1114 - 1116
- ISSN :
- 0013-5194
- INSPEC Accession Number:
- 11447238
- Digital Object Identifier :
- 10.1049/el.2010.1347
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 09 August 2010
- Issue Date :
- August 5 2010
- Sponsored by :
- Institution of Engineering and Technology
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
