By Topic

Digital frequency modulation profile for low jitter spread spectrum clock generator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Byun, S. ; Dept. of Electron. Eng., Dongguk Univ., Seoul, South Korea ; Son, C.H.

A new digital frequency modulation profile is presented for the design of a low jitter spread spectrum clock generator (SSCG). By using this proposed frequency modulation profile, the clock jitter due to frequency modulation can be significantly reduced. Simulation shows that the jitter is reduced from 0.29 to 0.065UI if the proposed frequency modulation profile is adopted. For the simulation, a 40-90-MHz SSCG with 1% of modulation ratio and 500-kHz of modulation frequency was designed in a 0.18 μm 1P4M CMOS process.

Published in:

Electronics Letters  (Volume:46 ,  Issue: 16 )