By Topic

VLSI implementation of a quasi-ml, energy efficient fixed complexity sphere decoder for MIMO communication system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lee, K. ; EE Dept., Univ. of California, Los Angeles, CA, USA ; Daneshrad, B.

This paper presents a low power VLSI implementation of a novel Multiple-Input Multiple-Output (MIMO) decoder which combines Fixed Complexity Sphere Decoder (FSD) algorithm, real-valued lattice formulation and Pair-wise sorted QR decomposition (P-SQRD) searching approach to simultaneously improve the throughput, bit error rate (BER) and complexity. Two-stage approximate sorting scheme with minimum data swapping is adopted to realize a power efficient architecture. This ASIC is implemented in IBM 90 nm 8 metal layer standard CMOS technology with core area of 1.3 mm2. This design supports 4×4 antenna array with flexible modulations from BPSK to 16-QAM. At 0.8V core power supply, the estimated peak data rate exceeds 1.44Gbps. The estimated energy efficiency is 15.4 pJ/bit which is 50% better than the other state of the art SDs.

Published in:

Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on

Date of Conference:

May 30 2010-June 2 2010