By Topic

High-bandwidth power-scalable 10-bit pipelined ADC using bandwidth-reconfigurable operational amplifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ji-Eun Jang ; Information and Communications Research Laboratories, Industrial Technology Research Institute, Hsinchu, Taiwan ; Yung-Kuang Miao ; Yung-Pin Lee

A high-bandwidth power-scalable 10-bit pipelined ADC utilizing a newly-proposed bandwidth-reconfigurable operational amplifier is presented and verified. The ADC accomplishes power-scalable functionality by altering the bias currents of the opamps in proportion to the ADC's sampling frequency without pushing the MOS transistors into a weak inversion regime. Post-layout simulation in a 1.2-V 65-nm CMOS process shows that power consumption is scaled from 21.4 mW (100 MS/s) to 9.8 mW (25 MS/s) while maintaining an SNDR higher than 58 dB over the entire sampling frequency range. The ADC achieves an FOM of 0.29 pJ/conversion-step for a sampling rate of 100 MS/s with an input signal frequency of 20.7 MHz.

Published in:

Proceedings of 2010 IEEE International Symposium on Circuits and Systems

Date of Conference:

May 30 2010-June 2 2010