Referenced Items are not available for this document.
A multiplying D/A converter stage incorporating a novel technique for compensating the residual error due to finite amplifier gain is proposed. The scheme is suitable for deep-submicron CMOS technologies and is advantageous compared to the available correlated double sampling techniques because it neither doubles the size of the sampling capacitance, nor requires processing of the same input signal twice for cancelling the residual error at the virtual ground. The conducted behavioral simulations confirm the efficiency of the proposed technique applied to a pipelined A/D converter.
Published in:
Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on
Date of Conference: May 30 2010-June 2 2010
- Page(s):
- 4065 - 4068
- E-ISBN :
- 978-1-4244-5309-2
- Print ISBN:
- 978-1-4244-5308-5
- INSPEC Accession Number:
- 11462605
- Conference Location :
- Paris
- Digital Object Identifier :
- 10.1109/ISCAS.2010.5537635
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
