Referenced Items are not available for this document.
A compact analog multiplier/divider circuit operating in current-mode is presented featuring low supply voltage, low area requirements and wide dynamic range. It is suited to standard digital CMOS processes and can be successfully employed in a wide range of analog signal processing applications. Measurement results for a 0.5 μm CMOS test chip prototype are presented. The circuit consumes 120 μW using a single supply voltage of 1.5 V and requires a silicon area of 150μm × 140μm.
Published in:
Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on
Date of Conference: May 30 2010-June 2 2010
- Page(s):
- 1583 - 1586
- E-ISBN :
- 978-1-4244-5309-2
- Print ISBN:
- 978-1-4244-5308-5
- INSPEC Accession Number:
- 11462646
- Conference Location :
- Paris
- Digital Object Identifier :
- 10.1109/ISCAS.2010.5537427
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
