By Topic

System-level design of low complexity CVNS feed forward neural network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mitra Mirhassani ; Electrical and Computer Engineering Department, University of Windsor, Windsor, Canada ; Babak Zamanlooy

In order to optimally set up and configure an analog neural network in system-level, fundamental issues such as accuracy, robustness, function smoothness and minimality has to be considered. This paper focuses on choosing optimal Continuous Valued Number System (CVNS) neural networks, and shows using system-level analysis that how CVNS networks can be used to implement large size networks. The network is implemented using analog non-linear activation function with more precision, and provides more accuracy in comparison to analog networks. The CVNS computation system which is used as an alternative method of implementation, is analog in nature and employs digit-level analog modular arithmetic. The information redundancy among the digits can be used to increase the accuracy of the precision using analog circuitry with arbitrary accuracy. Moreover, the system configuration take advantage of distributed neuron properties. This type of neurons reduce overall network sensitivity to mismatches that are inherent in any neural networks implemented by analog circuitries. Moreover, to reduce the network complexity in terms of number of interconnections, a series configuration of multiplexer and demultiplexer is used. Weights are refreshed and refined as an overall approach to maintain the weights stored on chip, and are not used to compute network response. To study overall accuracy of the system, stochastic modeling of the network is carried out. The proposed network has comparable sensitivity to other CVNS Madaline, while reduces the network complexity in terms of reducing computing units and interconnections proportional by a factor proportional to the network nodes.

Published in:

Proceedings of 2010 IEEE International Symposium on Circuits and Systems

Date of Conference:

May 30 2010-June 2 2010