By Topic

Considerations for the design of switched-capacitor circuits using precise-gain operational amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
A. Baschirotto ; Dipartimento di Elettronica, Pavia Univ., Italy

Standard design of switched-capacitor (SC) networks assumes operation with infinite gain and infinite bandwidth op amps. However, in the op amp design a tradeoff exists between the speed and the gain. As a consequence when a high sampling frequency is used, the needed large bandwidth limits the op amp gain to low values, therefore limiting the achievable accuracy. For this reason standard design is less feasible for high-sampling frequency. For these cases alternative design approaches are needed that address the op amp design tradeoff between speed-and-gain, allowing the frequency range of SC networks to be extended, A possible alternative is the precise op amp gain (POG) design approach which has been already demonstrated with the realization of a 150 MHz SC filter. The POG design approach consists of designing high-frequency SC networks taking into account the precise gain value of the op amps as a parameter in the capacitor design. The standard op amp design tradeoff between speed-and-gain is changed into the POG design tradeoff between speed-and gain precision which is more affordable in high-frequency op amps. In this brief, the POG design approach is developed in detail and practical considerations regarding its possibility and limits are reported

Published in:

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing  (Volume:43 ,  Issue: 12 )