By Topic

The design of image acquisition and display system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Song Gu ; Dept. of Electron. Eng., Univ. of Electron. Sci. & Technol. of China, Zhongshan, China ; Zhou Hulin

The FPGA with Avalon Bus architecture and Nios soft-core processor developed by Altera Corporation is an advanced embedded solution for control and interface systems. a embedded system with A CCD data acquisition system and a VGA display module is very common in the industry design. With the rapid development of embedded systems, in particular the development of high-speed image processing, displaying the real-time image processing is very important. Based on the principle of VGA display, abandoning VGA display dedicated chip and using SOPC (Programmable System-on-Chip) technology, embed Nios II 32-bit processor soft-core in the FPGA (Field Programmable Gate Arrays) chips, Through programming the image acquisition module, DMA control module, VGA display and control module, VGA image acquisition and display controller is designed. VGA display system based on this method is a small size, low power consumption and high reliability.

Published in:

Education Technology and Computer (ICETC), 2010 2nd International Conference on  (Volume:5 )

Date of Conference:

22-24 June 2010