Survey of low power techniques for VLSI design

This paper presents a survey of low power techniques for digital circuits. The techniques presented in this paper have been implemented in modified-Booth multipliers. The multipliers have been designed in 0.6 /spl mu/m technology and simulated in PowerMill.