By Topic

Field-programmable-gate-array-based time-to-digital converter with 200-ps resolution

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
J. Kalisz ; Mil. Univ. of Technol., Warsaw, Poland ; R. Szplet ; J. Pasierbinski ; A. Poniecki

A new design of a time-to-digital converter (TDC) implemented on an FPGA chip with amorphous antifuse structures is presented. Time coding with 200-ps resolution (LSB), 10-ns range, and very short conversion time is realized by two tapped delay lines working in-a differential mode. Thanks to the local feedback loops, the output from the delay line is obtained directly in “1-out-of-N” code and then converted to 6-bit natural binary. Within the temperature range from 0°C to 45°C, the time offset at the output is constant, the resolution changes by ±0.02 LSB, and the offset-corrected integral linearity error is less than 1 LSB

Published in:

IEEE Transactions on Instrumentation and Measurement  (Volume:46 ,  Issue: 1 )