By Topic

Low-phase-noise wide-frequency-range ring-VCO-based scalable PLL with subharmonic injection locking in 0.18 µm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lee, S. ; Tokyo Institute of Technology, Yokohama, Japan ; Amakawa, S. ; Ishihara, N. ; Masu, K.

A low-phase-noise ring-VCO-based PLL (frequency tuning range: 0.65–1.6 GHz ) with subharmonic injection locking was realized (PLL area: 0.1mm2) by adopting 0.18 µm CMOS technology and combining pMOS resistive loads with a circuit for shifting bias levels; this makes the rail-to-rail range of voltages usable as control voltages. For a 90-MHz input reference signal, without injection locking, the 0.2-MHz-offset phase noise was −108 dBc/Hz (PLL output frequency: 1.44 GHz = 16 × 90 MHz); with injection locking, the noise was −122 dBc/Hz (spurious level: −35 dBc; power consumption from a 1.8V power supply: 39 mW).

Published in:

Microwave Symposium Digest (MTT), 2010 IEEE MTT-S International

Date of Conference:

23-28 May 2010