By Topic

An 85–95.2 GHz transformer-based injection-locked frequency tripler in 65nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Z. Chen ; University of California Irvine, United States ; P. Heydari

A W-band transformer-based injection-locked frequency tripler (T-ILFT) is designed and implemented in 65 nm standard CMOS technology using a 0.8 V supply voltage. The use of injection locking topology with on-chip transformer provides several advantages over conventional design. Occupying an chip area of 0.089 mm2 (including buffers), the T-ILFT achieves an input sensitivity of -15 dBm and a continuous locking range from 85 to 95.2 GHz with 4 dBm input power. The measured phase noise degradation from that of the input signal source is only 9.8dB at 1MHz offset. The harmonic suppressions for the first and second harmonics are measured to be 32.9 dB and 38.5 dB, respectively. The power consumption is only 5.2 mW for T-ILFT and 14.6 mW for output buffers. To the authors' best knowledge, this T-ILFT achieves the highest operation frequency for injection-locked-based frequency multipliers, reported to date.

Published in:

Microwave Symposium Digest (MTT), 2010 IEEE MTT-S International

Date of Conference:

23-28 May 2010