A low power architecture design method is brought forward by this paper based on DFG (Data Flow Graphic) model. Through this method, a DFG model is extracted from the logic model of a circuit or a system and is used to optimize the circuit architecture for reducing the power consumption of circuit. In this paper, the data transmission process of USB2.0 is taken as an example to prove the correctness of this low power architecture design method.
Published in:
Industrial Electronics and Applications (ICIEA), 2010 the 5th IEEE Conference on
Date of Conference: 15-17 June 2010