By Topic

Design and Implementation of HDLC Protocol and Manchester Encoding Based on FPGA in Train Communication Network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Guozheng Li ; State Key Lab. of Rail Traffic Control & Safety, Beijing Jiaotong Univ., Beijing, China ; Nanlin Tan

This article has designed a set of train communication network link layer and physical layer implementations. The program uses a top-down design method developed the FPGA and the ARM as the core of the circuit diagrams. The data between two pairs transmit by a dual-FIFO. By analyzing the existing implementation HDLC Protocol approach proposed HDLC protocol implementations using FPGA. And the use of FPGA on-chip all-digital phase-locked loop to extract the bit synchronous clock to achieve the Manchester encoding and decoding. In the finished making the actual PCB for the actual test, the results have verified the accuracy and reliability of the design.

Published in:

2010 Third International Conference on Information and Computing  (Volume:1 )

Date of Conference:

4-6 June 2010