By Topic

Memory consistency models for shared memory multiprocessors and DSM systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
J. Protic ; Dept. of Comput. Eng., Belgrade Univ., Serbia ; I. Tartalja ; M. Tomasevic

The use of systems with multiple processors that support shared memory programming paradigm is rapidly increasing nowadays. Possible buffering, pipelining, and optimization of shared memory accesses, as well as the existence of multiple copies of shared variables in these systems, may cause specific implications that can not be understood just as an intuitive extension of an uniprocessor memory model. Therefore, the memory consistency model formally specifies the memory system behavior to be expected by the programmer. This paper reveals the essence of several memory consistency models: sequential, processor, weak, release (with eager and lazy implementation), and entry. It also provides definitions and a set of examples that underline differences between particular models. Results of several performance evaluation studies are also discussed

Published in:

Electrotechnical Conference, 1996. MELECON '96., 8th Mediterranean  (Volume:2 )

Date of Conference:

13-16 May 1996