By Topic

Design of a novel dual-band concurrent CMOS LNA with current reuse topology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kargaran, E. ; Sadjad Inst. for Higher Educ., Mashhsd, Iran ; Madadi, B.

This paper presents a novel dual-band concurrent fully integrated low noise amplifier (LNA) with current reuse topology for W-LAN IEEE 802.11b/g/a standards. A general methodology for the design of concurrent LNAs is provided that makes it possible to achieve simultaneous narrowband gain and matching at multiple frequencies. Furthermore, the use of a concurrent topology enables saving important die area and power consumption compared to the parallel solution that employs two separated LNAs. A fully integrated dual band LNA was designed using 0.18μm CMOS process. The LNA provides narrow-band gain and matching at 2.4GHz and 5.2GHz bands, simultaneously. At 2.4GHz, the LNA exhibits a noise figure of 2.5dB, a voltage gain of 21 dB and input matching of -12.7dB. However, the LNA at 5.2GHz features a noise figure of 2.4dB, a voltage gain of 12.5dB and a and input matching of -17.4dB. The power consumption is 10mW under a power supply voltage of 1.8V. The designed system demonstrates relatively suitable response in Variation 10% supply voltage.

Published in:

Networking and Information Technology (ICNIT), 2010 International Conference on

Date of Conference:

11-12 June 2010