By Topic

An experimental study on the application of Carbon nanotubes (CNTs) as thermal interfacial material in processor chip testing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lee Yuan Thing ; Technol. Dev., Intel Corp., Bayan Lepas, Malaysia ; D. Mutharasu

Increase in processor chip power has pushed the need for new thermal interface material (TIM) in test environment. TIM that provides high thermal conductivity and mechanical reliability in High volume manufacturing (HVM) is desired. This paper studies the Carbon nanotubes (CNTs) array as a feasible TIM solution in HVM test environment. Thermal resistance of CNTs array decorated silicon and bare silicon were obtained from experiment. CNTs array TIM shows 21.7% improvement in junction to case thermal resistance measurement under steady state force air convection experimental setup. Thermal resistance of CNT were then compare to Alloy thermal interface solution that has been deployed in HVM. Under the similar test setup, thermal resistance of CNTs array and Alloy TIM are measured as 0.296°C/Watt and 0.383°C/Watt respecitvely.

Published in:

Electronic Manufacturing Technology Symposium (IEMT), 2008 33rd IEEE/CPMT International

Date of Conference:

4-6 Nov. 2008