Referenced Items are not available for this document.
A parallel architecture for a direct digital-to-RF digital-to-analogue converter (DDRF-DAC) is proposed for digital radio transmitters. Multiple paths of wide-bandwidth DACs are used, each fed with interleaved signal samples and each sampled at interleaved time instants. This results in the cancellation of the first N-1 replica images and the first N-1 nonlinearity spurs, thus allowing for wideband operation.
Published in:
Electronics Letters
(Volume:46
,
Issue:
14
)
Date of Publication: July 2010
- Page(s):
- 1030 - 1032
- ISSN :
- 0013-5194
- INSPEC Accession Number:
- 11401612
- Digital Object Identifier :
- 10.1049/el.2010.1154
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 12 July 2010
- Issue Date :
- July 2010
- Sponsored by :
- Institution of Engineering and Technology
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
