Scheduled System Maintenance:
On May 6th, system maintenance will take place from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). During this time, there may be intermittent impact on performance. We apologize for the inconvenience.
By Topic

A one gigaFLIPS fuzzy logic control chip using only combinational logic and Field Programmable Gate Arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Terum, Lars ; Elis AS, 6961 Dale i Sunnfjord, Norway ; Hernmelman, Brian

A real-time fully parallelized fuzzy logic control chip has been designed and implemented in a Xillinx Spartan IIe Field Programmable Gate Array. The current design handles two inputs and one output. Five membership functions are used to fuzzify each input signal, and five membership functions are used to defuzzify the output. Mamdani fuzzy inference is used to evaluate the 25 rules in the rule matrix. Two defuzzification schemes, weighted average and Hemmelman's average have been implemented and evaluated. Fuzzification, rule evaluation, and defuzzification are all performed in a parallel architecture that utilizes only combinational logic. Testing indicates a worst case delay of approximately 25 ns, although typical propagation delays are approximately 18 ns. The worst case delay corresponds to an effective throughput of one billion fuzzy logic inferences per second (one gigaFLIPS).

Published in:

Region 5 Conference, 2006 IEEE

Date of Conference:

7-9 April 2006