By Topic

A digital calibration technique combined with DWA for multibit ΣΔ ADCs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pakniat, H. ; Dept. of Electr. Eng., Amirkabir Univ. of Technol., Tehran, Iran ; Yavari, M.

A purely digital correction technique combined with data weighted averaging (DWA) algorithm is presented to overcome the digital-to-analog converter's (DAC's) mismatch-induced errors in multibit ΣΔ modulators. This technique needs a foreground calibration process. Simulation results confirm the validity of this combined technique in low oversampling ratios (OSRs). This method enhances the pick signal to noise and distortion ratio (SNDR) about 31.5 dB with respect to the non-calibrated case (1.5 % mismatch) when the OSR is 8.

Published in:

Electrical Engineering (ICEE), 2010 18th Iranian Conference on

Date of Conference:

11-13 May 2010