Referenced Items are not available for this document.
A purely digital correction technique combined with data weighted averaging (DWA) algorithm is presented to overcome the digital-to-analog converter's (DAC's) mismatch-induced errors in multibit ΣΔ modulators. This technique needs a foreground calibration process. Simulation results confirm the validity of this combined technique in low oversampling ratios (OSRs). This method enhances the pick signal to noise and distortion ratio (SNDR) about 31.5 dB with respect to the non-calibrated case (1.5 % mismatch) when the OSR is 8.
Published in:
Electrical Engineering (ICEE), 2010 18th Iranian Conference on
Date of Conference: 11-13 May 2010
- Page(s):
- 455 - 458
- Print ISBN:
- 978-1-4244-6760-0
- Conference Location :
- Isfahan, Iran
- Digital Object Identifier :
- 10.1109/IRANIANCEE.2010.5507027
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
