Referenced Items are not available for this document.
To achieve a higher conversion speed in an analog-to-digital converter (ADC), a modification to the successive approximation technique is proposed. In this, 2 b of digital output are approximated simultaneously instead of 1 b at a time. Simulations and layout of an A/D converter based on the proposed technique have shown an improvement in the conversion speed by a factor of about two while the increase in chip-area is about 25% only. The proposed technique does not affect the accuracy achievable with the successive approximation technique
Published in:
Circuits and Systems, IEEE Transactions on
(Volume:37
,
Issue:
6
)
Date of Publication: Jun 1990
- Page(s):
- 856 - 858
- ISSN :
- 0098-4094
- INSPEC Accession Number:
- 3724539
- Digital Object Identifier :
- 10.1109/31.55053
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 August 2002
- Issue Date :
- Jun 1990
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
