Cart (Loading....) | Create Account
Close category search window

A successive double-bit approximation technique for analog/digital conversion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bhandari, S.M. ; Indian Inst. of Technol., New Delhi, India ; Aggarwal, S.

To achieve a higher conversion speed in an analog-to-digital converter (ADC), a modification to the successive approximation technique is proposed. In this, 2 b of digital output are approximated simultaneously instead of 1 b at a time. Simulations and layout of an A/D converter based on the proposed technique have shown an improvement in the conversion speed by a factor of about two while the increase in chip-area is about 25% only. The proposed technique does not affect the accuracy achievable with the successive approximation technique

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:37 ,  Issue: 6 )

Date of Publication:

Jun 1990

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.