By Topic

Timing analysis of combinational circuits using Weights Binary Decision Diagram (WBDD)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Bhuvaneswari, T. ; Fac. of Eng. & Technol., Multimedia Univ., Ayer Keroh, Malaysia ; Prasad, V.C. ; Singh, A.K. ; Prasad, P.W.C.

Weights Binary Decision Diagram (WBDD) based timing analysis of combinational circuit is proposed. Here we express the combinational circuit as a directed graph. We compute and store the delay of combinational circuits for all combination of inputs for the range of delay values based on controlling values. Hence it is possible to look up the built in library and calculate the output delay of any combinational circuit. The output delay computation is much faster when compared to normal method of calculating the delay at each level of the combinational circuits. This can be used in the synthesis of network for low power consumption.

Published in:

Electronic Devices, Systems and Applications (ICEDSA), 2010 Intl Conf on

Date of Conference:

11-14 April 2010