By Topic

Synthesis of Processor Allocator for Torus-Based Chip MultiProcessors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Dawid Zydek ; Dept. of Electr. & Comput. Eng., Univ. of Nevada, Las Vegas, NV, USA ; Henry Selvaraj ; Laxmi Gewali

Chip MultiProcessor (CMP) architectures are dominant trend in parallel processing systems. With the number of on-chip processors rising to the hundreds, allocation and management of the processors are also important factor to achieve high efficiency of CMPs. In this paper, the authors study a Processor Allocator (PA) for CMP based on torus Network-on-Chip. The best, IFF and IAS algorithms for mesh-based CMP are presented and their torus extension is proposed. The synthesis of both IFF and IAS allocation techniques for mesh and torus topologies is performed and its results are analyzed. The presented outcomes reveal the significant advantage of the PA driven by bit map algorithms. The mesh-based PA driven by the IFF scheme outperformed the other techniques by good frequency characteristic and low logic utilization. For the torus-based PA only the IFF technique with torus extension remains the reasonable solution, however its performance characteristic is weaker in comparison to the mesh counterpart.

Published in:

Information Technology: New Generations (ITNG), 2010 Seventh International Conference on

Date of Conference:

12-14 April 2010